


# Astable Multivibrator using IC 555:

This circuit has no stable state. The circuit changes its state alternately, hence the operation is also called free running non-sinusoidal oscillator.

The threshold input is connected to the trigger input. Two external resistances  $R_A$ ,  $R_B$  and capacitor  $C$  is used in the circuit.

## Operation:



When the flipflop is set,  $Q$  is high which drives the transistor  $Q_d$  in saturation and capacitor gets discharged. Now the capacitor voltage is trigger voltage.

So while discharging, when it becomes less than  $\frac{1}{2} V_{CC}$ , Comparator 2 o/p goes high. This resets the flipflop hence  $Q$  goes low and  $\bar{Q}$  goes high.

The low  $Q$  makes the transistor off. Thus capacitor starts charging through the resistances  $R_A$ ,  $R_B$  and  $V_{CC}$ . The charging time constant is  $(R_A + R_B) C$ .

Now the capacitor voltage is also a threshold voltage. While charging capacitor voltage increases. When it exceeds  $\frac{2}{3} V_{CC}$ , then the Comparator 1 output goes high, which sets the flipflop.

The flipflop o/p  $Q$  becomes high and  $\bar{Q}$  becomes low. High  $Q$  drives transistor  $Q_d$  in saturation and capacitor starts discharging through  $R_B$  and  $Q_d$ .  
 $\therefore$  The discharging time constant is  
 $R_B C$

when capacitor voltage becomes less than  $\frac{1}{3}V_{CC}$ , Comparator 2 output goes high resetting the flipflop. This cycle repeats.

Q high  $\rightarrow$   $\bar{Q}$  low  $\rightarrow$  transistor Qd on  $\Rightarrow$  short circuit  
Capacitor discharges.

capacitor voltage  $< \frac{1}{3}V_{CC} \Rightarrow$  comp 0/p high  
 (trigger voltage)

$\rightarrow$  Reset  $\rightarrow$  Q low  $\rightarrow$   $\bar{Q}$  high.

$\downarrow$   
 Qd OFF  $\Rightarrow$  open circuit.


Capacitor charges.

capacitor voltage  $> \frac{2}{3}V_{CC} \Rightarrow$  comp 1/p high  
 (threshold voltage)

$\rightarrow$  set  $\rightarrow$  Q high  $\rightarrow$   $\bar{Q}$  low

$\downarrow$   
 Qd on  $\Rightarrow$  short circuit

Capacitor discharges



## Duty cycle:-

Generally the charging time constant is greater than the discharging time constant. Hence, at the output, the waveform is not symmetric.

The ratio of high output period and low output period is given by a parameter called duty cycle.

$w =$  time for OP is high.

$T =$  time of one cycle.

Duty cycle is defined as the ratio of on time (i.e) high OP to the total time of one cycle.

$$D = \text{duty cycle} = \frac{w}{T}$$

$$\therefore D = \frac{w}{T} \times 100 \%$$

The charging time for the capacitor is given by

$$t_c = \text{charging time} = 0.693(RA)C$$

The discharging time is given by

$$t_d = \text{Discharging time} = 0.693RB C$$

$$\therefore T = T_c + T_d$$

$$= 0.693 (R_A + R_B) C + 0.693 R_B C$$

$$= 0.693 (R_A + 2R_B) C$$

$$W = T_c = 0.693 (R_A + R_B) C$$

$$\% D = \frac{W}{T} = \frac{0.693 (R_A + R_B) C}{0.693 (R_A + 2R_B) C}$$

$$\% D = \frac{R_A + R_B}{R_A + 2R_B} \times 100$$

The frequency of oscillation is given by

$$f = \frac{1}{T} = \frac{1}{0.693 (R_A + 2R_B) C}$$

$$f = \frac{1.44}{(R_A + 2R_B) C}$$

if  $R_A$  is smaller than  $R_B$ , duty cycle approaches to 50% and o/p waveform approaches to square wave.


## 5.12. Timer IC555.

The timer IC555 is most versatile linear integrated device introduced by signetics corporation in early 1970.

The IC555 timer combines the following elements

- 1) A relaxation oscillator
- 2) R-S flipflop
- 3) Two comparators
- 4) Discharge transistor.

### 5.12.1 pin and functional block diagram of IC555.



pin diagram.

This is 8 pin IC timer.


The functional block diagram is explained through the discussion of various pins.

Pin 1 : Ground

All the voltages are measured with respect to this terminal.

Pin 2 : Trigger

The IC555 uses two comparators. The voltage divider consists of three equal resistances.



Block diagram of IC555 timer

Due to voltage divider, the voltage of non inverting terminal of comparator is fixed at  $\frac{V_{CC}}{3}$ .

The inverting input of comparator is compared with  $\frac{V_{CC}}{3}$  is nothing but trigger

input brought out as pin number 2.  
 when the trigger input is slightly  
 less than  $\frac{V_{CC}}{2}$ , the comparator 2 output  
 goes high. This o/p is given to reset input  
 of R-S flip flop.

so high output of comparator 2 resets  
 the flip flop.

pin 3: output :-

The complementary signal output  $\bar{Q}$  of  
 the FF goes to pin 3 which is the output.

pin 4 Reset :-

This is an interrupt to the timing  
 device. when pin 4 is grounded, it stops  
 the working of device and makes it off.

Thus pin 4 provides on/off feature to the  
 IC 555.

pin 5: Control voltage input :-

In most of the applications, external  
 control voltage input is not used.

This pin is nothing but the inverting  
 input terminal of comparator 1. The voltage  
 divider holds the voltage of this input  
 at  $\frac{2}{3}V_{CC}$ .

This is reference level for comparator, with which threshold is compared.

If reference level required is other than  $\frac{2}{3} V_{CC}$  for comparator, then external input is to be given to pin 5.

If external i/p applied to pin 5 is alternating then the reference level for comparator, keeps on charging above and below  $\frac{2}{3} V_{CC}$ .

Due to this, the variable pulse width output is possible. This is called pulse width modulation, which is possible due to pin 5.

pin 6 : Threshold :-

This is the non inverting input terminal of comparator. The external voltage is applied to this pin 6.

When this voltage is more than  $\frac{2}{3} V_{CC}$ , the comparator output goes high. This is given to the set i/p of RS ff. Thus high o/p of comparator sets the flip flop. This makes Q of flip flop high &  $\bar{Q}$  low. Thus the o/p of IC555 at pin 3 goes low.

In short

For threshold  $> \frac{2}{3} V_{CC}$ , flip flop  $\rightarrow$  set

$Q \rightarrow$  high  $\rightarrow$  o/p at pin 3  $\rightarrow$  low.

For trigger  $< \frac{1}{3} V_{CC}$ , flip flop  $\rightarrow$  reset

$Q \rightarrow$  low  $\rightarrow$  o/p at pin 3  $\rightarrow$  high.

Pin 7 : Discharge :

This pin is connected to the collector of the discharge transistor  $Q_d$ .

When  $Q$  is low, transistor  $Q_d$  is off.

It acts as an open circuit to the external capacitor  $C$  to be connected across it, so capacitor  $C$  can charge.


When  $Q$  is high which drives the base of  $Q_d$  high, driving transistor  $Q_d$  in saturation, it acts as short circuit shorting the external capacitor  $C$  to be connected across it.

Pin 8 : Supply  $V_{CC}$ .

The IC555 timer can work with any supply voltage between 4.5V to 16V.

5.2.2 Monostable multivibrator using IC 555

The IC 555 timer can be operated as a monostable multivibrator by connecting an external resistor and a capacitor.



monostable operation of IC 555

The circuit has only one stable state. when trigger is applied, it produces a pulse at the output and returns back to its stable state.

The duration of the pulse depends on

the values of  $R$  and  $C$ .

It has only one stable state, it is called one shot multivibrator.

operation:-

The flipflop is initially set ( $\bar{Q}$ ) is high. This drives the transistor  $Q_1$  in saturation. (on). The capacitor discharges completely and voltage across it nearly zero. The o/p at pin 3 ( $\bar{Q}$ ) is low.


When a trigger input, a low going pulse is applied, then circuit remains uncharged till trigger voltage is greater than  $\frac{1}{3}V_{CC}$ . When it becomes less than  $\frac{1}{3}V_{CC}$ , then CMP & output goes high. This resets the flipflop so  $Q$  goes low and  $\bar{Q}$  goes high.

Low  $Q$  makes the transistor  $Q_2$  off. Hence capacitor starts charging through resistor  $R$ .

The voltage across capacitor increases exponentially. This voltage is nothing but the threshold voltage at pin 6.

When this voltage becomes more than  $\frac{2}{3} V_{CC}$ , then comparator 1 output goes high. This sets the  $f_1$  (ie)  $Q$  becomes high and  $\bar{Q}$  low.

This high  $Q$  drives the transistor  $Q_d$  in saturation. The capacitor  $C$  quickly discharges through  $Q_d$ .



Waveforms of monostable operation.

So it can be noted that  $V_{out}$  at pin 2 is low at start, when trigger is less than  $\frac{1}{3} V_{CC}$  it becomes high and when threshold is greater than  $\frac{2}{3} V_{CC}$  again becomes low, till next trigger pulse occurs.

Initially o/p is low —  
 Trigger is  $< \frac{1}{3} V_{CC}$  o/p high

Threshold  $> \frac{2}{3} V_{CC}$  O/P low.

The pulse width of this rectangular pulse is controlled by the charging time of capacitor.

This depends on the time constant  $\tau$ .  
The RC controls the pulse width.

Derivation of pulse width:

The voltage across capacitor increases exponentially and is given by

$$V_C = V(1 - e^{-t/RC})$$

If  $V_C = \frac{2}{3} V_{CC}$  then

$$\frac{2}{3} V_{CC} = V_{CC}(1 - e^{-t/RC})$$

$$\frac{2}{3} V_{CC} = V_{CC} - V_{CC} e^{-t/RC}$$

$$\frac{2}{3} V_{CC} - V_{CC} = -V_{CC} e^{-t/RC}$$

$$\frac{2}{3} - 1 = -e^{-t/RC}$$

$$-\frac{1}{3} = -e^{-t/RC}$$

$$e^{-t/RC} = \frac{1}{3}$$

$$-t/RC = \ln \frac{1}{3}$$

$$-t/RC = -1.0986$$

$$t = 1.0986 RC \Rightarrow \boxed{t = 1.1 RC}$$

The pulse width denoted as  $w$  is given by

$$W = 1.1 RC$$

Applications of monostable multivibrator:

- 1) Frequency divider
- 2) Pulse width modulation
- 3) Linear Ramp Generator
- 4) Missing pulse detector
- 5) pulse position modulation

# Introduction

A phase locked loop is basically a closed loop system designed to lock the output frequency and phase to the frequency and phase of an input signal. It is commonly abbreviated as PLL.

The PLL was first introduced in its discrete form in early 1930s. The high cost of realizing PLL in discrete form limited its use earlier.

Now with the advanced IC technology, PLLs are available as inexpensive monolithic ICs.

They are used in applications such as frequency synthesis, frequency modulation/demodulation, AM detection, tracking filters, FSK demodulator, tone detector etc.


In this chapter we are going to discuss basic operating principle, popular PLL IC 565 and important applications of PLL.

## 3.2 Basic principles:

The basic block schematic of the PLL is shown in figure. The feedback system consists of

- 1) phase detector/comparator

- 2) A low pass filter
- 3) An error amplifier
- 4) A voltage controlled oscillator (VCO).



### Block diagram of PLL

The phase detector compares the input frequency  $f_s$  with feedback frequency  $f_o$  and generates an output signal which is a function of the difference between the phases of the two input signals.

The output signal of the phase detector is a d.c. voltage. The output of phase detector is applied to low pass filter to remove high frequency noise from the d.c. voltage.

The output of low pass filter without high frequency noise is often referred to as error voltage or control voltage for VCO.

When control voltage is zero, VCO is in free running mode and its output frequency is called as center frequency  $f_0$ .

The non zero control voltage results in a shift in the VCO frequency from its free running frequency  $f_0$  to a frequency  $f$  given by

$$f = f_0 + K_v V_c$$

Where  $K_v$  is the voltage to frequency transfer coefficient of the VCO. The error or control voltage applied as an input to the VCO, forces the VCO to change its output frequency in the direction that reduces the difference between the input frequency and the output frequency of VCO.

This action commonly known as capturing, continues till the O/P frequency of VCO is same as the input signal frequency. Once the two frequencies are same, the circuit is said to be locked.

In locked condition, phase detector generates a constant dc level which is required to shift the output frequency of VCO

from centre frequency to the input frequency.  
 Once locked, PLL tracks the frequency changes of the input signal.

Thus a PLL goes through three states

1) Free running

2) capture

3) phase lock.

### 3.3 Important definitions related to PLL.

Lock Range :

When PLL is in lock, it can track frequency changes in the incoming signal. The range of frequencies over which the PLL can maintain lock with the incoming signal is called lock range or tracking range of the PLL.

capture range :

The range of frequencies over which the PLL can acquire lock with an input signal is called the capture range.

pull in time :

The total time taken by the PLL to establish a lock is called pull in time.

This depends on the initial phase and frequency difference between the two signals as well as on the overall gain and the bandwidth of the low pass filter.

### 3.8 Monolithic phase locked loop ICs.


Monolithic PLLs are introduced by Signetics as SE/NE 560 series and by National Semiconductor as LM 560 series.

The SE/NE 560 series includes SE/NE 560, 561, 562, 564, 565 and 567. These ICs differ mainly in operating frequency range, power supply requirements and frequency and bandwidth adjustment ranges.

#### 3.8.1 IC 565:

IC 565 is available in a 14 pin DIP package and 10 pin metal can package.

## Dual in line package



## Pin configuration of IC 565

The block diagram of IC 565 PLL consists of Phase detector, amplifier, low pass filter and VCO.


As shown in the block diagram the phase locked feedback loop is not internally connected. Therefore it is necessary to connect o/p of VCO to the phase comparator input externally.

The centre frequency of the PLL is determined by the free running frequency of the VCO and is

$f_0$  given as

$$f_0 = \frac{0.25}{R_T C_T} \text{ Hz.}$$

where  $R_T$  and  $C_T$  are an external resistor and a capacitor is connected to pin 8 and 9 respectively. The values of  $R_T$  and  $C_T$  are adjusted such that the free running frequency will be at the centre of the input frequency range.



Block diagram of IC 565 PLL

The value of  $R_T$  is restricted from 2k $\Omega$  to 20k $\Omega$ , but a capacitor can have any value.

A capacitor  $C_2$  connected between pin 7 and the positive supply it forms a low pass filter with an internal resistance of  $3.6 \text{ k}\Omega$ .

The value of filter capacitor  $C_2$  should be large enough to eliminate possible oscillations in the VCO voltage.

The lock range and capture range for IC565 PLL are given by the following equations.

$$f_L = \pm \frac{8f_0}{V} \text{ Hz}$$

$f_0$  = free running frequency of VCO in Hz.

$$V = +V_{CC} - (-V_{EE}) \text{ volts}$$


$$f_c = \pm \left[ \frac{f_L}{2\pi(3.6)(10^3)C_2} \right]^{1/2}$$

Lock range decreases with an increase in supply voltage.)

3.8.1 Derivation of lock range:

✓ If  $\phi$  radians is the phase difference between the signal and the VCO voltage then the O/P voltage of the analog phase detector is given by

$$V_e = K\phi (\theta_e - \pi/2)$$



Block diagram to determine lock range.

The output voltage of the phase detector is filtered by the low pass filter to remove the high frequency components.

The output of the filter is amplified by a gain  $A$  and then applied as the control voltage  $V_c$  to the VCO is given by

$$V_c = AV_e = K\phi A (\theta_e - \pi/2) \quad \text{--- (1)}$$

This control voltage  $V_c$  will result in a shift in the VCO frequency from its center frequency  $f_0$  to a frequency  $f$ , given by

$$f = f_0 + K_V V_c \quad \text{--- (2)}$$

When the PLL is locked into the input signal frequency  $f_i$ , we have

$$f = f_i = f_0 + k_v V_c$$

substitute the value of  $V_c$  in the above equation

$$f = f_i = f_0 + k_v k_\phi A (\phi - \pi/2) \quad \text{--- (3)}$$

$$f_i - f_0 = k_v k_\phi A (\phi - \pi/2)$$

$$\phi - \pi/2 = \frac{f_i - f_0}{k_v k_\phi A}$$

$$\phi = \pi/2 + \frac{f_i - f_0}{k_v k_\phi A}$$

The maximum o/p voltage available from the phase detector occurs for  $\phi = \pi$  and  $\phi = 0$  radian is

$$V_c(\max) = \pm k_\phi (\pi/2)$$

The corresponding value of the maximum control voltage available to drive the VCO will be

$$V_c(\max) = \pm k_\phi (\pi/2) A$$

substitute the maximum value of  $V_c$  in eqn (3)

we have

$$V_c(\max) = \pm k_\phi (\pi/2) A$$

$$f = f_i = f_0 + k_v k_\phi A (\pi/2)$$

$$= f_0 \pm \Delta f_L$$

where  $\Delta f_L = \pm k_V k_\phi (\pi/2) A$

$2\Delta f_L = k_V k_\phi \pi A$

For Te 565 (PLL)

$k_V = \frac{8f_0}{V}$

$V = \pm V_{CC} - (V_{CC})$

$k_\phi = \frac{1.4}{\pi}$

$A = 1.4$

Hence the lock in range is

$\Delta f_L = \frac{8f_0}{V} \times \frac{1.4}{\pi} \times \frac{\pi}{2} \times 1.4$

$\Delta f_L = \pm \frac{9.84 f_0}{V}$

3.8.2 Derivation of capture range :

Initially when PLL is not locked to the signal, the frequency of the vco will be free running frequency  $f_0$ . The phase angle difference between the signal and the vco output voltage will be

$\phi = (\omega_s t + \theta_s) - (\omega_o t + \theta_o) = (\omega_s - \omega_o) t + \theta$

The phase angle difference will change with time

at a rate  $\dot{\phi}$  is given by

$$\frac{d\phi}{dt} = \omega_s - \omega_o$$

The phase detector output voltage will therefore not have a dc component but will produce an ac voltage with a triangular waveform of peak amplitude  $K_d (\pi/2)$  and a fundamental frequency  $(f_s - f_o) = \Delta f$

The low pass filter (LPF) is a simple RC network having transfer function

$$T(jf) = \frac{1}{1 + j(f/f_1)}$$

$f_1 = \frac{1}{2\pi RC}$  In the slope portion of LPF

$$(f/f_1)^2 \gg 1$$

$$\therefore T(f) = \frac{f_1}{jf}$$

The fundamental input frequency term supplied to the low pass filter by a phase detector will be at the difference frequency  $\Delta f = f_s - f_o$

If  $\Delta f \gg 3f_1$ , the LPF transfer function will be

$$T(\Delta f) = \frac{f_1}{\Delta f} = \frac{f_1}{f_s - f_o}$$

The voltage  $V_c$  to drive the VCO is

$$V_c = V_e \times T(f) \times A$$

$$V_c(\max) = V_{e(\max)} \times T(f) \times A$$

$$= \pm k_{\phi} (\pi/2) A \times (f_1/\Delta f)$$

The corresponding value of the maximum frequency shift will be given by

$$(f - f_0)_{\max} = k_v V_c(\max)$$

$$= \pm k_v k_{\phi} (\pi/2) A \times (f_1/\Delta f)$$

For the acquisition of the signal frequency  $f_s$ , we must have that  $f_s = f$  so that the maximum signal frequency range (can be required by the PLL) will be

$$(f_s - f_0)_{\max} = \pm k_v k_{\phi} (\pi/2) A (f_1/\Delta f_{cap})$$

Since  $\Delta f_{cap} = (f_s - f_0)_{\max}$ .

$$(\Delta f_{cap})^2 = k_v k_{\phi} (\pi/2) A f_1$$

Since  $\Delta f_L = \pm k_v k_{\phi} (\pi/2) A$

$$(\Delta f_{cap})^2 = f_1 \Delta f_L$$

$$\Delta f_{cap} = \pm \sqrt{f_1 \Delta f_L}$$


$$= \pm \sqrt{f_1 \Delta f_L}$$

$$= \pm \left[ \frac{\Delta f_L}{2\pi RC} \right]^{1/2}$$

For IC PLL 566,  $R = 3.6 k\Omega$

$$\Delta f_{cap} = \pm \left[ \frac{\Delta f_L}{2\pi \times 3.6 \times 10^3 \times C} \right]^{1/2}$$


The total capture range is  $2\Delta f_{cap}$ .



PLL lock in range & capture range.

### 3.7 Voltage Controlled Oscillator (VCO) NE/SE 566 VCO:

A common type of VCO available in IC form is signetics NE/SE 566. The pin diagram and block diagram of 566 VCO are shown in figure.




#### Pin configuration.

Referring to the block diagram a timing capacitor  $C_T$  is linearly charged or discharged by a constant current source/sink.

The amount of current can be controlled by changing the voltage  $V_C$  applied at the modulating input or by changing the timing resistor  $R_T$  external to the chip.

The voltage at pin 5 is held at the same voltage as pin 6. Thus if the modulating voltage at pin 5 is increased, the voltage at pin 6 also increases, resulting in less voltage across  $R_T$  and thereby decreasing the charging current.




### Block diagram.

The op-amp  $A_1$  is used as a buffer. The op-amp  $A_2$  is used as a Schmitt trigger and  $A_3$  is used as an inverter. The

Voltage  $V_c$  is applied to the modulation input pin 7, which is a control voltage.

The output voltage of schmitt trigger is designed to swing between  $+V$  and  $0.5V$ . For  $R_A = R_B$  the voltage at non inverting terminal swings between  $0.5(+V)$  to  $0.25(+V)$ . Thus the triangular wave is generated due to alternate charging and discharging of the capacitor  $C_1$  in linear manner.



when  $V_c$  voltage increases beyond  $0.5V$ ,  
 the schmitt trigger output goes low and the  
 capacitor starts discharging.

when the voltage becomes less than  $0.25V$   
 the output of the schmitt trigger goes high.

Due to similar current sources used for  
 charging and discharging the time taken by  
 $C_1$  to charge and discharge is same.

This produces exact triangular wave. The  
 output of the schmitt trigger is step  
 response which is available at pin 3 as a  
 square wave output.

The voltage of the capacitor changes  
 from  $0.25V_{CC}$  to  $0.5V_{CC}$

$$\text{Thus } (\Delta V = 0.25V_{CC}.)$$

the capacitor charges with a constant  
 current source.

$$\frac{\Delta V}{\Delta t} = \frac{I}{C_T}$$

$$\frac{0.25V_{CC}}{\Delta t} = \frac{I}{C_T}$$

$$\therefore \Delta t = \frac{0.25 V_{CC} C_T}{i}$$

The time period  $T$  of the triangular waveform =  $2\Delta t$ .

The frequency of oscillator  $f_o$  is

$$f_o = \frac{1}{T} = \frac{1}{2\Delta t} = \frac{1}{2 \left( \frac{0.25 V_{CC} C_T}{i} \right)}$$

$$f_o = \frac{i}{0.5 V_{CC} C_T} \quad i = \frac{V_{CC} - V_C}{R_T}$$

But  $i = \frac{V_{CC} - V_C}{R_T}$

$V_C$  is the voltage at pin 5.

$$\therefore f_o = \frac{(V_{CC} - V_C)}{0.5 V_{CC} R_T C_T}$$

$$f_o = \frac{2(V_{CC} - V_C)}{R_T C_T V_{CC}}$$

The output frequency of the VCO can be changed either by

i)  $R_T$  ii)  $C_T$  iii) the voltage  $V_C$  at the modulating input terminal pin 5.

Ex 7.2. Voltage to Frequency Conversion factor :-

The voltage to frequency conversion factor is an important factor of IC 566. It is denoted as  $k_v$ .

$$k_v = \frac{\Delta f_o}{\Delta V_c}$$

$\Delta V_c$  is the modulation voltage required to produce the frequency shift  $\Delta f_o$  for a VCO.

---

24 (24)  
 If we assume that the original frequency is  $f_0$  and the new frequency is  $f_1$  then

$$\Delta f_0 = f_1 - f_0 = \frac{2(V_{CC} - V_C + \Delta V_C)}{C_T R_T V_{CC}} - \frac{2(V_{CC} - V_C)}{C_T R_T V_{CC}}$$

$$\Delta f_0 = \frac{2 \Delta V_{CC}}{C_T R_T V_{CC}}$$

$$(00) \quad \Delta V_C = \frac{\Delta f_0 C_T R_T V_{CC}}{2} \quad \text{--- (1)}$$

With no modulating input signal, if the voltage at pin 5 is biased at  $(\frac{1}{8})V_{CC}$ . Then the VCO old frequency is

$$f_0 = \frac{2(V_{CC} - \frac{1}{8}V_{CC})}{C_T R_T V_{CC}}$$

$$= \frac{2(\frac{7}{8}V_{CC})}{C_T R_T V_{CC}}$$

$$= \frac{V_{CC}}{R_T C_T V_{CC}}$$

$$f_0 = \frac{0.25}{R_T C_T} \quad \text{--- (2)}$$

$$\Rightarrow R_T C_T = \frac{0.25}{f_0} \quad \text{--- (3)}$$

Substitute the value of  $R_{CT}$  in eqn ①.

$$\Delta v_c = \frac{\Delta f_o V_{CC} \cdot 0.25 f_o}{f_o \times 2}$$

$$\Delta v_c = \frac{\Delta f_o V_{CC} \cdot 0.125}{f_o}$$

$$K_V = \frac{\Delta f_o}{\Delta v_c} = \frac{f_o}{0.125 V_{CC}}$$

$$K_V = \frac{8 f_o}{V_{CC}}$$

7.3 Features of 566 VCO :-

- 1) wide supply voltage range 10V to 24V
- 2) very linear modulation characteristics
- 3) High temperature stability.
- 4) Excellent power supply rejection.
- 5) 10 to 1 frequency range with fixed  $C_f$ .
- 6) The frequency can be controlled by means of current, voltage, resistor or capacitor.

### 3.7.4 Applications of VCO

- (1) FM modulation
- 2) Signal generation (Triangular or Square wave)
- 3) Function generation.
- 4) Frequency shift keying.
- 5) In frequency multipliers.
- 6) Converting low frequency signals such as EEG and EKG into audio frequency range signals.
- 7) Tone generation.

#### 4.4.3 High speed sample and hold circuit:

For accurate analog to digital conversion the analog input voltage should be held constant during the conversion cycle.


Let us consider a situation of a Successive approximation ADC with an analog input voltage that is initially zero, but there happens to be a large change in voltage amplitude occurring during the conversion process.

Analog input voltage at start of conversion process is zero volts and at the end of

Conversion process it is near to 1.5 volts and the conversion process result is 010 (i.e) 2.5 V. This result does not corresponds to the analog voltage at the start of conversion or at the end of conversion.

To minimise the occurrence of these errors it is necessary to hold the value of the analog input voltage ~~at~~ constant during the conversion process. The sample hold circuit does this task.

The sample and hold circuit samples the value of the input signal in response to a sampling command and hold it at the output until arrival of the next command.






Fig: 4.4.1 I/P and o/p response of sample and hold circuit.

The sample and hold circuit uses basic components such as analog switch and capacitor




Fig: 4.4.2 principle diagram for sample and hold circuit

The circuit tracks the analog signal until the sample command causes the digital switch to isolate the capacitor from the signal, and the capacitor holds the analog voltage during A/D conversion.

#### 4.4.3 Analog switches:

JFET can be used as an analog switch.

For this the gate source voltage  $V_{GS}$  is restricted to two values: 0V or a large negative voltage.


#### 4.4.1.1 shunt switch:-


Figure shows JFET used as a shunt switch. The JFET is turned on and off by  $V_{GS}$ . When  $V_{GS} = 0V$ , JFET as a closed switch  $R_{DS} \ll R_D$ . ( $V_{out}$  is very small)

When  $V_{GS}$  is more negative than  $V_{GS(OFF)}$  the JFET acts as an open switch. ( $V_{out} = V_{in}$ )

#### 4.4.1.2 series switch:-

When  $V_{GS} = 0$ , the switch is closed and  $V_{out}$  equals  $V_{in}$ . When  $V_{GS}$  is equal to <sup>or</sup> more negative than  $V_{GS(OFF)}$ , the JFET is open and  $V_{out}$  is approximately zero.





Series switch

#### A.4.2 Sample and Hold Circuits :-


Here JFET is used as switch. During the sampling time the JFET switch is turned on, and the holding capacitor charges up to the level of analog input voltage. At the end of this short sampling period, the JFET switch is turned off.

This isolates the holding capacitor  $C_H$  from the input signal.

As a result the voltage across <sup>capacitor</sup>  $C_H$  and hence the o/p voltage will remain essentially constant at the value of the input voltage at the end of the sampling time.

However, there will be a small drop off or drop of the capacitor voltage during the hold period due to the various leakage currents. To avoid this, i/p and o/p buffers (voltage followers) circuits are used.

Figure shows the open loop architecture of the sample and hold circuit.



Control Fig: 4.4.7

The open loop type sample and hold circuits are faster than closed loop type which have delayed o/p feedback to the input buffer.

## Acquisition time :

It is the time required for the holding capacitor  $C_H$  to charge up to a level close to the ip voltage during sampling.

It should be as low as possible.

There are three principle factors that will control the acquisition time

i) RC time constant

$R \rightarrow$  resistance of JFET (rds)

$C \rightarrow$  holding capacitance  $C_H$ .

ii) Maximum o/p current given by the op-amp.

iii) slew rate of the op-amp




Fig 4.48 Control

The above circuit has some advantages in terms of acquisition time.

Since the rds (on) of the JFET switch is inside the feedback loop of  $A_1$ . Therefore the acquisition time for this circuit is limited by maximum o/p current and slew rate of

the op-amp, rather than the RC time constant.




Fig 4.4.9

The above S/H circuit offers the additional feature of providing voltage gain.

$$A = 1 + \frac{R_F}{R_1}$$

∴ The sampled O/P voltage is equal to the sampled input voltage multiplied by voltage gain factor of  $(1 + \frac{R_F}{R_1})$ .




Fig : 4.4.10

This S/H circuit offers two advantages.

- 1) The faster charging capacitor rate provides shorter acquisition time.

### 4.4.3 performance parameters of S/H circuits:

#### 1) Acquisition time ( $t_{ac}$ )

It is the time required for the holding capacitor  $C_H$  to charge up to a level close to the input voltage during sampling. It depends on three factors

- 1) RC time constant.
- 2) Maximum o/p current of op-amp
- 3) Slew rate of op-amp.

#### 2. Aperture time ( $t_{ap}$ )

Because of propagation delays through the driver and switch,  $V_o$  will keep tracking  $V_i$  some time after the inception of the hold command. This is the aperture time.

To get the precise timing, it is necessary to advance hold command by this amount.

#### 3. Aperture uncertainty ( $\Delta t_{ap}$ )

It is the variation in aperture time from sample to sample.

#### 4. Hold mode settling time ( $t_{sh}$ )

After the application of hold command,

it takes a certain amount of time for  $v_o$  to settle with in a specified error band such as 1%, 0.1% or 0.01%. This is the hold mode settling time.

### 5) Hold step:-

Because of the parasitic switch capacitance at the time of switching between sample to hold mode, there is an unwanted transfer of charge between the switch driver to  $C_H$ .

This charges the capacitor voltage and hence the output voltage.

This charges in output voltage are referred to as hold step.

$$\Delta v_o = \frac{\Delta Q}{C_H}$$

### 6) Feed through :-

In the hold mode, because of stray capacitance across the switch, there is a small amount of ac coupling between  $v_o$  and  $v_i$ .

This ac coupling causes the output voltage to vary with variation in the input voltage.

$$\Delta v_o = \frac{C_{ds}}{C_H} \Delta v_i$$

$C_{ds} \rightarrow$  Stray capacitance between drain and source of JFET.

Feedthrough is usually expressed in terms of feedthrough rejection ratio (FRR) and it is given as

$$FRR = 20 \log_{10} \frac{\Delta V_i}{\Delta V_o}$$

#### 7) Voltage droop :-

The leakage current causes voltage of the capacitor to drop down. This is referred to as a droop.

#### 4.4 Advantages of sample and hold circuits

1. The primary use of the sample and hold circuit is to hold the sampled analog input voltage constant during conversion time of ADC converter.

2) It reduces the crosstalk in the multiplexer.

3) In case of multichannel ADCs, synchronization can be achieved by sampling signals from all channels at the same time.

## 4.4.5 Applications of Sample and Hold

Circuits:

- 1) Digital interfacing
- 2) Analog to digital converter circuits.
- 3) pulse modulation systems.
- 4) In analog demultiplexers.

## A.2.2 Types of DIA converter :


There are mainly two techniques used for Digital to analog conversion

- 1) Binary weighted resistor DIA Converter.
- 2) R/2R ladder DIA converter.

In these techniques, the shunt resistors are used to generate  $n$  binary weighted currents. These currents are added according to switch positions controlled by the digital input and then converted into voltage to give analog voltage equivalent to the digital input.

Therefore such digital to analog converters are called current driven DACs.

### A.2.2.1 Binary weighted resistor DIA Converter :



here  $n=4$ .

Fig : A.2.2.

The binary weighted resistor DAC uses an op-amp to sum  $n$  binary weighted currents derived from a reference voltage  $V_R$  via current scaling resistors  $2R, 4R, 8R, \dots, 2^n R, \dots$

The switch positions are controlled by the digital inputs. When the digital input is logic 1, it connects the corresponding resistance to the reference voltage  $V_R$ . Otherwise it leaves resistor open.

For open switch  $I = \frac{V_R}{R}$  and

For OFF switch  $I = 0$

Operational amplifier is used as a summing amplifier. Due to high input impedance of op-amp, summing current will flow through  $R_f$ .

Hence the total current through  $R_f$  can be given as

$$I_T = I_0 + I_1 + I_2 + \dots + I_n$$

$$= - \left[ b_0 \frac{V_R}{2R} + b_1 \frac{V_R}{4R} + b_2 \frac{V_R}{8R} + \dots + b_n \frac{V_R}{2^n R} \right] R_f$$

$$= - \frac{V_R}{R} \left[ \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{8} + \dots + \frac{b_n}{2^n} \right] R_f$$

$$= - \frac{V_R}{R} R_f \left[ b_0 2^{-1} + b_1 2^{-2} + b_2 2^{-3} + \dots + b_n 2^{-n} \right]$$

when  $R_f = R_1$ ,  $V_o$  is given by

$$V_o = -V_R (b_0 2^{-1} + b_1 2^{-2} + b_2 2^{-3} + \dots + b_{n-1} 2^{-n})$$

The above equation indicates that the analog O/P voltage is proportional to the input digital word.

### Drawbacks:

1) Wide range of resistor values are required. For  $n$  bit DAC, the resistors required are  $2^1 R$ ,  $2^2 R$ ,  $2^3 R$  and  $2^8 R$ . Therefore the largest resistor is 128 times the smallest one.

2) It is impracticable to fabricate large values of resistor in IC, the voltage drop across such a large resistor due to the bias current also affects the accuracy. For smaller values of resistors, the loading effect may occur.

The requirement of wide range of resistors restricts the use of binary weighted resistor DACs below 8 bits.

### 4.2.2.2 Inverted R-2R ladder current mode R-2R

#### Ladder DAC Converter:-

R-2R ladder DAC converter uses only two resistor values. This avoids the drawback of

binary weighted DAC converter. Like binary weighted resistor DAC, it also uses shunt resistors to generate a binary weighted currents.

However, it uses voltage scaling and identical resistors instead of resistor scaling and common voltage reference used in binary weighted resistor DAC.

Voltage scaling requires an additional set of voltage dropping series resistances between adjacent nodes.




Fig 4.23 Current mode R-2R ladder type.

Here each bit of the binary word connects the corresponding switch either to ground or to the inverting input terminal of the op-amp which is at the virtual ground.

$$I_1 = \frac{V_R}{2R}$$

$$I_2 = \frac{V_R/2}{2R} = \frac{V_R}{4R} = \frac{I_1}{2}$$

$$I_3 = \frac{V_R/4}{2R} = \frac{V_R}{8R} = \frac{I_1}{4}$$

$$I_n = \frac{V_R/2^{n-1}}{2R} = \frac{I_1}{2^{n-1}}$$

$$V_o = -I_T R_f$$

$$= -R_f (I_1 + I_2 + I_3 + \dots + I_n)$$


$$= -R_f \left( b_1 \frac{V_R}{2R} + b_2 \frac{V_R}{4R} + b_3 \frac{V_R}{8R} + \dots + b_n \frac{V_R}{2^n R} \right)$$

$$= -\frac{V_R R_f}{R} \left( b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n} \right)$$

If  $R_f = R$ ,  $v_o$  is given as

$$v_o = -V_R \left( b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n} \right)$$

Let us consider a bit binary DAC with binary input 1001 and  $R_f = R$ .



OP voltage is given as

$$\begin{aligned}
 V_o &= -V_R (1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + \dots + 1 \times 2^{-4}) \\
 &= -V_R \left( \frac{1}{2} + \frac{1}{4} + 0 + \frac{1}{16} \right) \\
 &= -5 \left( \frac{1}{2} + \frac{1}{4} + \frac{1}{16} \right)
 \end{aligned}$$

$$V_o = -4.6875 \text{ V}$$

The inverting R/2R ladder DAC works on the principle of summing currents and it is also said to operate in the current steering mode.

4.2.2.3 R-2R ladder / voltage mode R-2R ladder

D/A Converter :-

In this type, Reference voltage is applied to one of the switch positions and other switch position is connected to ground.








Fig 4.2.4 R/2R ladder DAC converter.

Let us consider 3-bit R/2R ladder DAC with binary input 001





Reducing above network to the left by Thevenin's theorem we get



Therefore the output voltage is  $\frac{VR}{8}$  which is equivalent to binary input 001.

For binary input 100 the network can be reduced as follows:





$\therefore$  The output voltage is  $\frac{V_R}{2}$  which is equivalent to binary input 100.

In general the voltage is given by

$$V_o = -V_R (b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n})$$

The resolution of R/2R ladder type DAC with voltage output is

$$\text{Resolution} = \left( \frac{1}{2^n} \times \frac{V_R}{R} \right) \times R_F$$

### Advantages :-

1. Easier to build accurately as only two precision metal film resistors are required.
2. no. of bits can be expanded by adding more sections of same R/2R values.

#### 4.2.1 performance parameters of DAC:-

The various performance parameters of DAC are

- 1) Resolution
- 2) Accuracy
- 3) Monotonicity
- 4) Conversion time
- 5) Settling time
- 6) Stability.

##### 4.2.1.1 Resolution

Resolution of a converter is the smallest change in voltage which may be produced at the output of the converter.

$$\text{Resolution (in volts)} = \frac{V_{FS}}{2^n - 1}$$

It is also defined as the ratio of a change in output voltage resulting from a change of 1 LSB at the digital inputs.

$V_{FS}$  = Full scale output voltage.

For an 8 bit DAC resolution can be given as  $\text{Resolution} = 2^n = 2^8 = 256$

If the full scale o/p voltage is 10.2V then the resolution for an 8bit DAC can be given as

$$\begin{aligned} \text{Resolution} &= \frac{V_{\text{OFS}}}{2^n - 1} = \frac{10.2}{2^8 - 1} \\ &= \frac{10.2}{255} \\ &= 40 \text{ mV/LSB} \end{aligned}$$

#### 4.2.1.2 Accuracy:

It is a comparison of actual output voltage with expected output. It is expressed in percentage.

If the full scale output voltage is 10.2V then for an 8 bit DAC accuracy can be given as

$$\begin{aligned} \text{Accuracy} &= \frac{V_{\text{OFS}}}{(2^n - 1) \cdot 2} \\ &= \frac{10.2}{255 \times 2} = 20 \text{ mV} \end{aligned}$$

#### 4.2.1.3 Monotonicity:

A monotonic DAC is the one whose analog output increases for an increase in digital output.

A converter is said to have good monotonicity if it does not miss any step

backward when stepped through its entire range by a counter.

#### 4.2.1.4 Conversion time :

It is a time required for conversion of analog signal into its digital equivalent. It is also called as settling time.

#### 4.2.1.5 Settling time :

This is the time required for the output of the DAC to settle to within  $\pm 1/2$  LSB of the final value for a given digital input (i) zero to full scale.

#### 4.2.1.6 Stability :

The performance of converter changes with temperature, age and power supply variations.

So all the relevant parameters such as offset, gain, linearity error and monotonicity must be specified over the full temperature and power supply ranges.

These parameters represents the stability of the converter.

### 4.2.3.4 Sources of Errors in DAC

There are mainly three errors in DACs

- 1) Linearity error
- 2) offset errors
- 3) Gain errors.

#### Linearity error:

The error is defined as the amount by which the actual output differs from the ideal straight line output.




Fig: 4.25 Linearity error in transfer characteristics of DAC.

Figure shows the linearity error in the transfer characteristics of DAC. It is mainly due to the errors in the current source resistor values.

#### offset Error:

The offset error is defined as the non zero level of the output voltage when all inputs are zero.




Fig: 4.2.6 Offset error in transfer characteristics of DAC.

It adds a constant value to all output values.

It is due to the presence of offset voltage in op-amp and leakage currents in the current switches.

### Gain Error:

The gain error is defined as the difference between the calculated gain of the current to voltage converter and the actual gain achieved.




Fig 4.2.7 Gain error in transfer characteristics of DAC.

It is due to the error in the feedback resistor on the current to voltage converter Op-amp.


#### 4.2.4 DAC 0800:

The features of DAC 0800 are

- 1) Full scale error :  $\pm 1 \text{LSB}$
- 2) nonlinearity over temperature :  $\pm 0.1\%$ .
- 3) wide power supply :  $\pm 4.5\text{V}$  to  $\pm 18\text{V}$  range
- 4) low power consumption:  $33\text{mW}$  at  $\pm 5\text{V}$
- 5) Low cost.
- 6) Complementary current outputs.
- 7) Fast settling output current:  $100\text{ns}$ .

#### 4.3 ADC converters:

The ADC conversion is a quantizing process whereby an analog signal is converted into equivalent binary word. Thus the ADC converter is exactly opposite function that of the DAC converter.



symbol for  
4 bit ADC.

4.3.1 Performance parameters of ADC:

4.3.1.1 Resolution:-

Resolution is defined as the ratio of a change in value of input voltage  $V_i$  needed to change the digital output by 1 LSB.

$$\text{Resolution} = \frac{V_{IFS}}{2^n - 1}$$

$V_{IFS} \rightarrow$  Full scale input voltage;

also Resolution =  $2^n$

4.3.1.2 Quantization error:-

$$Q_E = \frac{V_{IFS}}{(2^n - 1) 2}$$

Its value is  $\pm \frac{1}{2}$  LSB.

4.3.1.3 Conversion time

It is defined as the total time required to convert an analog signal into its digital output.

It depends on the conversion techniques used and the propagation delay of circuit components.

#### 4.3.2 Basic Conversion techniques:

Analog to digital converters are classified into two general groups based on the conversion techniques.

One technique involves comparing a given analog signal with the internally generated reference voltage. This group includes

- 1) Successive approximation
- 2) Flash type
- 3) Delta modulated
- 4) Adaptive delta modulated converters.

The another technique involves changes an analog signal into time or frequency and comparing these new parameters against known values.

This group includes

- 1) Integrator converters
- 2) Voltage to frequency converters.

In this chapter we are going to discuss the following types of ADCs using various conversion techniques.

- 1) Single slope ADC
- 2) Successive approximation
- 3) Delta modulation.
- 4) Dual slope
- 5) Flash 6) Adaptive delta modulation.

The advantage of dual slope ADC are

- 1) It is highly accurate
- 2) Cost is low.

The disadvantage of —fix ADC is

- 1) speed which is low.]

4.3.2.3 : Successive approximation ADC:-

Successive approximation converter consists of a DAC, a comparator and a successive approximation register (SAR). The external clock input sets the internal timing parameters.

The control signal start of conversion (SOC) initiates an A/D conversion process and end of conversion signal is activated when the conversion is completed.




Fig. 4.3.4 Block diagram of successive approximation A/D converter.

with the arrival of the start command, the SAR sets the MSB  $b_1 = 1$  with all other bits to zero, so that the trial code is 1000. The output  $V_d$  of the DAC is now compared with analog input  $V_a$ . If  $V_a$  is greater than the DAC output  $V_d$  then 1000 is less than the correct digital representation. The MSB is left at 1 and the next lower significant bit is made 1 and further tested.

If  $V_a$  is less than the DAC output then, 1000 is greater than the correct digital representation. So reset MSB to 0 and go on to the next LSB. This procedure is repeated for all subsequent bits, one at a time, until all bit positions have been tested.

Whenever the DAC OP crosses  $V_a$ , the comparator changes state and this can be taken as the end of conversion (EOC) command.

The time for one analog to digital conversion must depend on both the clock's period  $T$  and number of bits  $n$ . It is given as

Example :

Correct digital input	output $V_d$ at different stages	Comparator o/p
1101 (13)	1000 (8) 1100 (12) 1110 (14) 1101 (13)	1 (Initial o/p) 1 0 0
11010100	10000000 11000000 11100000 11010000 11011000 11010100 11010110 11010101 11010100	1 1 0 1 0 1 0 0 0

$$T_c = T(n+1)$$

- $T_c \rightarrow$  conversion time
- $T \rightarrow$  clock period
- $n \rightarrow$  no of bits.

## Successive Approximation Algorithm.

take  $V_{in} = 3V$




Fig: 4.3.5

$V_{in} > v_{rd}$  = set MSB as 1


$V_{in} < v_{rd}$  = Reset the already set bit and set the next bit.

It needs 3 clock pulses to convert 3 bit digital data.

If we have 4 bit digital data then it needs 4 clock pulses.

So a n bit converter needs n clock pulses to convert it into digital form.

$V_{in} = 13V (1101)$



Answers:  
o/p = 1101.

Fig: 4.3.6

#### 4.3.2.4 Flash Type ADC:- (Parallel Type ADC)

This is the simplest possible and fastest ADC conversion technique. At the same time, the fastest and most expensive technique. The circuit consists of a resistive divider network,  $2^n - 1$  comparators and a 2 line to 3 line encoder (priority encoder).

Figure shows the basic circuit of Flash type ADC. Here, at each node of the resistive divider, a comparator voltage is available.

Since all the resistors are of equal value, the voltage levels available at the nodes are equally divided between the reference voltage  $V_R$  and the ground.

The purpose of the circuit is to compare the analog input voltage  $V_a$  with each of the node voltages.

The circuit has the advantage of high speed as the conversion takes place simultaneously rather than sequentially. Typical conversion time is 100 ns or less.

This type of ADC has the disadvantage that the number of comparators required almost doubles for each added bit.

A 2 bit ADC requires  $2^2 - 1 = 3$  comparators,  
 3 bit ADC needs 7, whereas 4 bit requires  
 15 comparators.

In general, the no of comparators  
 required are  $2^n - 1$  where  $n$  is the desired  
 no of bits.

Also the larger value of  $n$ , the more  
 complex is the priority encoder.




Fig: 4.3.7 Flash type ADC

Voltage input	logic output $x$
$V_a > V_d$	$x = 1$
$V_a < V_d$	$x = 0$
$V_a = V_d$	previous value

Comparator and its truth table.

Input voltage $V_a$	$X_7$	$X_6$	$X_5$	$X_4$	$X_3$	$X_2$	$X_1$	$X_0$	$Y_2$	$Y_1$	$Y_0$
0 to $V_{R/8}$	0	0	0	0	0	0	0	1	0	0	0
$V_{R/8}$ to $V_{R/4}$	0	0	0	0	0	0	1	1	0	0	1
$V_{R/4}$ to $3V_{R/8}$	0	0	0	0	0	1	1	1	0	1	0
$3V_{R/8}$ to $V_{R/2}$	0	0	0	0	1	1	1	1	0	1	1
$V_{R/2}$ to $5V_{R/8}$	0	0	0	1	1	1	1	1	1	0	0
$5V_{R/8}$ to $3V_{R/4}$	0	0	1	1	1	1	1	1	1	0	1
$3V_{R/4}$ to $7V_{R/8}$	0	1	1	1	1	1	1	1	1	1	0
$7V_{R/8}$ to $V_R$	1	1	1	1	1	1	1	1	1	1	1

Example: If my input voltage is 6V.

$$V_R = 8V.$$

$V_{in}$  and  $V_R$  is compared

$$\therefore X_7 = 0, X_6 = 0, X_5 = 1, X_4 = 1$$

$$X_3 = 1, X_2 = 1, X_1 = 1$$

For 0111111 input the O/P of Priority

Encodes will be 110

4.3.2.5 Comparison between Flash, Dual slope and successive approximation techniques:

Parameter	Flash	Successive Approximation	Dual slope
Speed	Fastest	Fast	Slow
Accuracy	Less	Medium	More
Resolution	upto $2^8$	upto $2^{16}$	$2^{16}$ or even more
Cost	very less	medium	less
Applications	High speed fiber optic communication, DSO,	Data acquisition systems	These are used when high accuracy and resolution is required and speed is not the important criteria.

## Problems :-

- 1) An 8 bit ADC is capable of accepting an input voltage range 0 to 10V
- a) what is the minimum value of input voltage to cause a digital output change of 1LSB?
- b) what input voltage will cause all 1s at the ADC output?
- c) what is the digital code if the applied input voltage is 5.2V?

Given:  $V_{IPS} = 10V$ .

a)  $1LSB = \frac{V_{IPS}}{2^n} = \frac{V_{IPS}}{2^8} = \frac{10V}{256} = 39.1\text{ mV}$

b) Minimum input voltage to cause all 1s at the output is  $= 10V - 39.1\text{ mV}$   
 $= 0.961V$ .

c)  $D = \frac{5.2V}{39.1\text{ mV}} = 132.99 = 133$

Digital code = 10000101.

- 2) An 8 bit DAC has an output voltage range of 0 - 2.55V. Define its resolution, in two ways.

i) Resolution =  $2^n = 2^8 = 256$ .

ii) Resolution =  $\frac{V_{PS}}{2^n - 1} = \frac{2.55}{2^8 - 1} = \frac{2.55}{255} = 10\text{ mV}$

$$= 10\text{mV/LSB}$$

Thus an input change of 1LSB causes the o/p to change by 10mv.

3) An 8bit DAC has resolution of 20mV/LSB  
Find  $V_{OFS}$  and  $V_0$  if the input is  $(10000000)_2$

Given : Resolution = 20mV/LSB

$$\text{Resolution} = \frac{V_{OFS}}{2^n - 1}$$

$$\begin{aligned} V_{OFS} &= (\text{Resolution}) \cdot 2^n - 1 \\ &= 20\text{mV/LSB} (2^8 - 1) \\ &= 5.1\text{V} \end{aligned}$$

$$V_{OFS} = 5.1\text{V}$$

$$\begin{aligned} V_0 &= \text{Resolution} \times D \\ &= 20 \times 100 \times 10^{-3} \\ &= 2.5\text{V} \end{aligned}$$

$$V_0 = 2.5\text{V}$$

4) Find out stepsize and analog o/p for 4 bit R-2R ladder DAC when i/p is 1000 and 1111. Assume  $V_{ref} = +5\text{V}$ .  
For given DAC  $n=4$ ,  $V_{OFS} = +5\text{V}$ .

$$\text{Stepsize} = \text{Resolution} = \frac{V_{\text{FS}}}{2^n - 1}$$

$$= \frac{5}{2^4 - 1}$$

$$\text{Stepsize} = \frac{1}{3} \text{ V/LSB}$$

$$V_0 = \text{Resolution} \times D(1000)$$

$$= \frac{1}{3} \times 8$$

$$V_0 = 2.6667 \text{ V}$$

$$V_0 = \text{Resolution} \times D(1111)$$

$$= \frac{1}{3} \times 15$$

$$V_0 = 5 \text{ V}$$

Determine the Conversion time of 8 bit & 16 bit successive approximation type ADC if its clock frequency is 50 kHz.

$$f = 50 \text{ kHz}$$

$$T = \frac{1}{f} = \frac{1}{50} = 0.02 \text{ Sec. } 0.01$$

i)  $n = 8$

$$T_c = T(n+1)$$

$$= 0.02(8+1)$$

$$T_c = 0.18 \text{ sec}$$

ii)  $n = 16$

$$T_c = T(n+1)$$

$$= 0.02(16+1)$$

$$T_c = 0.34 \text{ s}$$

57

For a particular dual slope ADC,  $t_1$  is 83.33 ms and  $V_R = 100$  mV calculate  $t_2$  if

1)  $V_i = 100$  mV

2)  $200$  mV

Given:  $t_1 = 83.3$  ms,  $V_i = 100$  mV

$$i) \quad t_2 = \frac{V_i \cdot t_1}{V_R}$$

$$= \frac{100 \text{ mV} \times 83.33 \text{ ms}}{100 \text{ mV}}$$

$$t_2 = 83.33 \text{ ms}$$

$$ii) \quad t_2 = \frac{V_i \cdot t_1}{V_R}$$

$$= \frac{200 \text{ mV} \times 83.33 \text{ ms}}{200 \text{ mV}}$$

$$t_2 = 166.6 \text{ ms}$$

✓ For a 4 bit R-2R ladder DAC Converter assume that the full scale voltage is 12V. Calculate the step change in O/P voltage on input varying from 1001 to 1111.

Given:  $n = 4$

V<sub>FS</sub> = 12V

$$\text{Resolution} = \frac{V_{FS}}{2^n - 1} = \frac{12}{2^4 - 1} = \frac{12}{16 - 1} = \frac{12}{15} = 0.8 \text{ V}$$

Q/P voltage  $V_o$  when input is 1001

$$V_o = \text{Resolution} \times D$$

$$= 0.8 \times 9$$

$$= 7.2 \text{ V}$$

Q/P voltage  $V_o$  when input is 1111

$$V_o = \text{Resolution} \times D$$

$$= 0.8 \times 1111$$

$$= 0.8 \times 15$$

$$V_o = 12 \text{ V}$$

$\therefore$  the output voltage is changes from 7.2V to 12V when the input varies from 1001 to 1111.

Ph. S. S. S.  
14/2/19